

Product Specification

(Preliminary)

Part Name: OLED Display Module

Part ID: 56642560A

PREPARED BY	CHECKED BY	APPROVED BY

Revised History			
Part Number	REV	Revision Content	Revised
56642560A01	A	First	20100718

Notce:

Contents

Revision History.....	2
Notice.....	3
Contents.....	4
1. Basic Specifications.....	7~11
1.1 Display Specifications.....	7
1.2 Mechanical specifications.....	7
1.3 Active Area & Pixel Construction.....	7
1.4 Mechanical Drawing.....	8
1.5 Pin Definition.....	9
1.6 Elements Block Diagram.....	10
2. Absolute Maximum Ratings.....	11
3. Electrical Characteristics.....	11~15
3.1 DC Characteristics.....	11
3.2 Optics & Electrical Characteristics.....	12
3.3 AC Characteristics.....	12
3.3.1 68XX-Series MPU Parallel Interface Timing.....	12
3.3.2 80XX-Series MPU Parallel Interface Timing.....	13
3.3.3 Serial Interface Timing Characteristics.....	14
4. Functional Specification.....	15~24
4.1 MCU parallel 6800-series interface.....	15

4.2 MCU parallel 8080-series interface	16
4.3 MCU Serial Interface.....	17
4.4 MCommand Decoder.....	18
4.5 FR synchronization.....	18
4.6 Reset Circuit.....	18
4.7 Actual Application Example.....	18
5. Reliability.....	27
5.1 Contents of Reliability Tests.....	27
5.2 Lifetime.....	27
5.3 Failure Check Standard.....	27
6. Outgoing Quality Control Specifications.....	28~30
6.1 Environment Required.....	28
6.2 Sampling Plan.....	28
6.3 Criteria & Acceptable Quality Level.....	28
6.3.1 Cosmetic Check in Non-Active Area.....	28
6.3.2 Cosmetic Check in Active Area.....	29
6.3.3 Pattern Check in Active Area.....	30
7. Precautions When Using These OEL Display Module.....	31~34
7.1 Handling Precautions.....	31
7.2 Storage Precautions.....	32
7.3 Designing Precautions.....	32
7.4 Precaution when disposing of the OEL display modules.....	32

7.5 Other Precautions.....	33
8. Appendixes.....	33
8.1 Display-module Software Initial Setting.....	33

1 Basic Specifications


1.1 Display Specifications

Item	Specs
Display Mode	Passive Matrix—OLED&Yellow/Blue
Interface	8-Bit 68XX/80XX Parallel、 SPI
Drive Duty	1/64
Driver IC	SSD1322
Shell	0.5T
Other	


1.2 Mechanical Specifications

Item	Specs	Unit	Remark
Outline Drawing	159.33(W)x49.8(H)x6.3Max(T)	mm	
View Area	137.65(W)x35.89(H)	mm	
Active Area	135.65(W)x33.89(H)	mm	
Lattice	256dots x 64dots	--	
Pixel Pitch	0.53(W)x0.53(H)	mm	
Pixel Size	0.50(W)x0.50(H)	mm	

1.3 Active Area & Pixel Construction



1.4 Mechanical Drawing




1.5 Pin Definition

Pin No.	Symbol	I/O	Function
1	Vss	P	Ground of Logic Circuit This is a ground pin. It also acts as a reference for the logic pins. It must be connected to external ground.
2	VBAT	3.3--5V	Power Supply for Display Module Circuit This is a voltage supply pin. It connected to external source.
3	NC	-	Please let it Float.
4--11	DB0—DB7	I/O	Host Data Input/Output Bus These pins are 8-bit bi-directional data bus to be connected to the microprocessor's data bus. When serial mode is selected, D1 will be the serial data input SDIN and D0 will be the serial clock input SCLK.
12	/RD	I	Read/Write Enable or Read This pin is MCU interface input, When interfacing to an 68XX-series microprocessor, this pin will be used as the Enable(E) signal. Read/Write operation is initiated when this pin is pulled high and the CS is pulled low. When connecting to an 80XX-microprocessor, this pin receives the Read(RD) signal. Data read operation is initiated when this pin is pulled low CS is pulled low.
13	/WR	I	Read/Write Select or Write This pin is MCU interface input, When interfacing to an 68XX-series microprocessor, this pin will be used as Read/Write (R/W) selection input. Pull this pin to "High" for read mode and pull it to "Low" for write mode. When 80XX interface mode is selected, this pin will be the Write (WR) input. Data write operation is initiated when this pin is pulled low and the CS is pulled low.
14	/DC	I	Data/Command Control This pin is Data/Command control pin. When the pin is pulled high, the input at D7~D0 is treated as display data. When the pin is pulled low, the input at D7~D0 will be transferred to the command register. For detail relationship to MCU interface signals, please refer to the Timing Characteristics Diagrams.
15	/Reset	I	Power Reset for Controller and Driver This pin is reset signal input. When the pin is low,

			initialization of the chip is executed.
16	/CS	I	Chip Select This pin is the chip select input. The chip is enabled for MCU communication only when CS# is pulled low.

* About the MCU interface Selectable(Such as: 3/4-wire Serial Peripheral Interface and 8-bit 6800/8080-series parallel interface), Please tell us the specific requirements of your company, we will provide the appropriate interface to your company.

1.6 Elements Block Diagram



(MCU Interface Selection: By the Module internal of the Pin BS1 and Pin BS2)
Pins Connected to MCU interface: D7~D0, /RD, /WR, /CS, DC, and /RES.

2. Absolute Maximum Ratings

Parameter	Symbol	Min	Max	Unit	Notes
Power Supply	VBAT	3.3	5	V	-
Logic Supply Voltage	VDD	2.5	3.3	V	1,2
Driver Supply Voltage	Vcc	0	15	V	1,2
Vcc Supply Current	Icc	-	55	mA	1,2
Operating Temperature	Top	-40	85	°C	-
Storage Temperature	Tstg	-45	90	°C	-

Note 1: All the above voltage are on the basis of “GND=0V”.

Note 2: When this module is used beyond the above absolute maximum

Ratings, permanent breakage of the module may occur. Also, for normal operations, it is desirable to use this module under the conditions according to Section 3. “Electrical Characteristics”. If this module is used beyond these conditions, malfunctioning of the module can occur and the reliability of the module may deteriorate.

3. Electrical Characteristics

3.1 DC Characteristics

Characteristics	Symbol	Conditions	Min	Typ	Max	Unit
Supply Voltage	VDD		2.8	3.0	3.3	V
High Level Input	V _{IH}	I _{out} =100Ua, 3.3MHz	0.8xV _{dd}	-	V _{dd}	V
Low Level Input	V _{IL}	I _{out} =100Ua, 3.3MHz	0	-	0.2xV _{dd}	V
Logic Current	I _{VBAT}	Note	-	250	--	mA
Display voltage	V _{CC}	T _a =25°C	11.5	12.0	12.5	V

Note: VDD=3.0V, VCC=12.0V (VDD, VCC Supply by the module internal

generate) 100% Display Area Turn on.

3.2 Optics & Electrical Characteristics

Characteristics	Symbol	Conditions	Min	Typ	Max	Unit
Brightness(Yellow)	Lbr	With Polarizer (Note 3)	60	90	-	Cd/m ²
C.I.E.(Yellow)	(X)	With Polarizer	0.44	0.48	0.52	
	(Y)		0.46	0.50	0.54	
Dark Room Contrast	CR		-	>2000:1	-	
View Angle			>160	-	-	degree


* Optical measurement taken at VDD =3.0V.VCC=12V,and software configuration follows Sec4.8 “Software Initial Setting”.

3.3 AC Characteristics

3.3.1 6800-Series MPU Parallel Interface Timing Characteristics:

Symbol	Description	Min	Max	Unit
tcycle	Clock Cycle Time(write cycle)	300	-	ns
PWcsl	Control Pulse Low Width(writer cycle)	60	-	ns
PWcsh	Control Pulse High Width(write cycle)	60	-	ns
PWcsl	Control Pulse Low Width(read cycle)	120	-	ns
PWcsh	Control Pulse High Width(read cycle)	60	-	ns
tAS	Address Setup Time	10	-	ns
tAH	Address Hold Time	0	-	ns
tDSW	Write Data Setup Time	40	-	ns
tDHW	Write Data Hold Time	7	-	ns
tDHR	Read Data Hold Time	20	-	ns
tACC	Access Time	-	140	ns
tOH	Output Disable Time	-	70	ns
tR	Rise Time	-	15	ns
tF	Fall Time	-	15	ns


*(VDD-VSS=2.4V to 3.3V, TA=25℃)



3.3.2 8080-Series MPU Parallel Interface Timing Characteristics:

Symbol	Description	Min	Max	Unit
t_{cycle}	Clock Cycle Time	300	-	ns
t_{AS}	Address Setup Time	10	-	ns
t_{AH}	Address Hold Time	0	-	ns
t_{DSW}	Write Data Setup Time	40	-	ns
t_{DHW}	Write Data Hold Time	7	-	ns
t_{DHR}	Read Data Hold Time	20	-	ns
t_{OH}	Output Disable Time	-	70	ns
t_{ACC}	Access Time	-	140	ns
PW_{CSL}	Chip Select Low Pulse Width(Read)	120	-	ns
	Chip Select Low Pulse Width(write)	60	-	
PW_{CSH}	Chip Select High Pulse Width(Read)	60	-	ns
	Chip Select High Pulse Width(write)	60	-	
t_R	Rise Time	-	15	ns
t_F	Fall Time	-	15	ns
t_{cs}	Chip select setup time	0	-	ns
t_{CSH}	Chip select hold time to read signal	0	-	ns
t_{CSF}	Chip select hold time	20	-	ns


*(VDD-VSS=2.4V to 3.3V, TA=25 ℃)



3.3.3 Serial Interface Timing Characteristics:

Symbol	Description	Min	Max	Unit
t_{cycle}	Clock Cycle Time	100	-	ns
t_{AS}	Address Setup Time	15	-	ns
t_{AH}	Address Hold Time	15	-	ns
t_{CSS}	Chip Select Setup Time	20	-	ns
t_{CSH}	Chip Select Hold Time	10	-	ns
t_{DSW}	Write Data Setup Time	15	-	ns
t_{DHW}	Write Data Hold Time	15	-	ns
t_{CLKL}	Clock Low Time	20	-	ns
t_{CLKH}	Clock High Time	200	-	ns
t_R	Rise Time	-	15	ns
t_F	Fall Time	-	15	ns

*(VDD-VSS=2.4V to 3.3V, TA=25°C)



4 Functional Specificaton

MCU Interface selection:

MCU Interface assignment under different bus interface mode:

Pin Name Bus Interface	Data/Command Interface								Control Signal				
	D7	D6	D5	D4	D3	D2	D1	D0	E	R/W#	CS#	D/C#	RES#
8-bit 8080	D[7:0]								RD#	WR#	CS#	D/C#	RES#
8-bit 6800	D[7:0]								E	R/W#	CS#	D/C#	RES#
3-wire SPI	Tie LOW					NC	SDIN	SCLK	Tie LOW	CS#	Tie LOW	RES#	
4-wire SPI	Tie LOW					NC	SDIN	SCLK	Tie LOW	CS#	D/C#	RES#	

4.1 MCU parallel 6800-series interface

The parallel interface consists of 8 bi-directional data pins (DB[7:0]), R/W, D/C, E and /CS. A LOW in R/W indicates WRITE operation and HIGH in R/W indicates READ operation. A LOW in D/C indicates COMMAND read/write and HIGH in D/C indicates DATA read/write. The E input serves as data latch signal while /CS is LOW. Data is latched at the falling edge of E signal.

Control pins of 6800 interface

Function	E	R/W	/CS	D/C
Write command	↓	L	L	L
Read status	↓	H	L	L
Write data	↓	L	L	H
Read data	↓	H	L	H


Note (1) ↓ stands for falling edge of signal

H stands for HIGH in signal

L stands for LOW in signal

In order to match the operating frequency of display RAM with that of the microprocessor, some pipeline processing is internally performed which requires the insertion of a dummy read before the first actual display data read. This is shown as follows.

Data read back procedure - insertion of dummy read



4.2 MCU parallel 8080-series interface

The parallel interface consists of 8 bi-directional data pins (DB[7:0]), /RD, /WR, D/C and /CS. A LOW in A0 indicates COMMAND read/write and HIGH in D/C indicates DATA read/write. A rising edge of /RD input serves as a data READ latch signal while /CS is kept LOW. A rising edge of /WR input serves as a data/command WRITE latch signal while /CS is kept LOW.

Control pins of 8080 interface (Form 1)

Function	/RD	/WR	/CS	D/C
Write command	H	↑	L	L
Read status	↑	H	L	L
Write data	H	↑	L	H
Read data	↑	H	L	H

Note (1) ↑ stands for rising edge of signal

(2) H stands for HIGH in signal

(3) L stands for LOW in signal

(4) Refer to Figure 13-2 for Form 1 8080-Series MPU Parallel Interface Timing Characteristics

Alternatively, /RD and /WR can be keep stable while /CS serves as the data/command latch signal.

Control pins of 8080 interface (Form 2)

Function	/RD	/WR	/CS	D/C
Write command	H	L	↑	L
Read status	L	H	↑	L
Write data	H	L	↑	H
Read data	L	H	↑	H

Note

(1) ↑ stands for rising edge of signal


(2) H stands for HIGH in signal

(3) L stands for LOW in signal

(4) Refer to Figure 13-3 for Form 2 8080-Series MPU Parallel Interface Timing Characteristics

In order to match the operating frequency of display RAM with that of the microprocessor, some pipeline processing is internally performed which requires the insertion of a dummy read before the first actual display data read. This is shown as follows.

Display data read back procedure - insertion of dummy read



4.3 MCU Serial Interface


The serial interface consists of serial clock SCLK, serial data SDIN, D/C, /CS. In SPI mode, D0 acts as SCLK, D1 acts as SDIN. For the unused data pins, D2 should be left open. The pins from D3 to D7, E and R/W can be connected to an external ground.

Control pins of Serial interface

Function	E	R/W	/CS	D/C
Write command	Tie Low	Tie Low	L	L
Write data	Tie Low	Tie Low	L	H

SDIN is shifted into an 8-bit shift register on every rising edge of SCLK in the order of D7, D6, ...D0. A0 is sampled on every eighth clock and the data byte in the shift register is written to the Graphic Display Data RAM (GDDRAM) or command register in the same clock. Under serial mode, only write operations are allowed.

Write procedure in SPI mode



4.4 Command Decoder

Refer to the Technical Manual for the SSD1322.

4.5 FR synchronization

Refer to the Technical Manual for the SSD1322.

4.6 Reset Circuit

When /RES input is low, the chip is initialized with the following status:

1. Display is OFF.
2. 480 x 128 Display Mode.
3. Normal segment and display data column address and row address mapping (SEG0 mapped to address 00h and COM0 mapped to address 00h).
4. Display start line is set at display RAM address 0.
5. Column address counter is set at 0.
6. Normal scan direction of the COM outputs.
7. Contrast control register is set at 7Fh.

4.7 Actual Application Example

Actual software example

```
/**
#include <W78E516B.H>
#define DBL P0
unsigned char a;
unsigned int pic;
bit delayflag=0;
/**
void Initial(void);
void writelcm(unsigned int x,bit R);
void Write_Command(unsigned char RegisterName);
void Write_Data(unsigned char RegisterValue);
void Field(void);
void fill(unsigned char dat1,unsigned char dat2);
void AddressSlect(unsigned char Add);
void Delay(unsigned char i);
void dummy();
/**
sbit CS =P3^4;
sbit RS =P3^2;
sbit W_R =P3^1;
sbit R_D =P3^0;
sbit RES =P3^3;
/**
```

```
void Delay(unsigned char times)
{
    unsigned char b;
    bit key=0;
    for(;times>0;times--)
    {
        b=delayflag==0?1:20;
        for(;b>0;b--)
        {
            TH0=0x7e;TL0=0x00;TR0=1;
            do{key=KeyScan();} while((TF0==0)&&(key==0));
            TF0=0;
            if(key==1)
            {
                times=1;
                b=1;
            }
        }
    }
    TR0=0;
    delayflag=key;
}
```

```
void uDelay(unsigned char l)
{
    while(l--);
}
```

```
void Delay1(unsigned char n)
{
    unsigned char i,j,k;

    for(k=0;k<n;k++)
    {
        for(i=0;i<131;i++)
        {
            for(j=0;j<15;j++)
            {
                uDelay(203);
            }
        }
    }
}
```

```
void Write_Command(unsigned char RegisterName)
{
    CS=0;
    RS=0;
    DBL=RegisterName;
    W_R=0;
    W_R=1;
    CS=1;
}
//*****
void Write_Data(unsigned int RegisterValue)
{
    CS=0;
    RS=1;
    DBL=RegisterValue;
    W_R=0;
    W_R=1;
    CS=1;
}
//*****
void Initial(void)
{
    unsigned int x,y;
    //SSD1322IC
    Write_Command(0xFD);    /*SET COMMAND LOCK*/
    Write_Data(0x12);      /* UNLOCK */
    Write_Command(0xAE);   /*DISPLAY OFF*/
    Write_Command(0xB3);/*DISPLAYDIVIDE CLOCKRADIO/OSCILLATAR FREQUENCY*/
    Write_Data(0x91);
    Write_Command(0xCA);   /*multiplex ratio*/
    Write_Data(0x3F);      /*duty = 1/64*/
    Write_Command(0xA2);   /*set offset*/
    Write_Data(0x00);
    Write_Command(0xA1);   /*start line*/
    Write_Data(0x00);
    Write_Command(0xA0);   /*set remap*/
    Write_Data(0x14);
    Write_Data(0x11);
    /*Write_Command(0xB5);   //GPIO
    Write_Command(0x00);   */
    Write_Command(0xAB);   /*funtion selection*/
    Write_Data(0x01);      /* selection external vdd */
    Write_Command(0xB4);   /* */
    Write_Data(0xA0);
```

深圳市吉润实业有限公司

```
Write_Data(0xfd);
Write_Command(0xC1);    /*set contrast current */
Write_Data(0x9f);
Write_Command(0xC7);    /*master contrast current control*/
Write_Data(0x0f);
/* Write_Command(0xB9);    GRAY TABLE*/
Write_Command(0xB1);    /*SET PHASE LENGTH*/
Write_Data(0xE2);
Write_Command(0xD1);    /**/
Write_Data(0x82);
Write_Data(0x20);
Write_Command(0xBB);    /*SET PRE-CHANGE VOLTAGE*/
Write_Data(0x1F);
Write_Command(0xB6);    /*SET SECOND PRE-CHARGE PERIOD*/
Write_Data(0x08);
Write_Command(0xBE);    /* SET VCOMH */
Write_Data(0x07);
Write_Command(0xA6);    /*normal display*/
// clear();
Write_Command(0xAF);    /*display ON*/

}

void fill(unsigned char dat1,unsigned char dat2)
{
    unsigned char x,y;
    Write_Command(0x15);    /*SET SECOND PRE-CHARGE PERIOD*/
    Write_Data(0x00);
    Write_Data(0x77);
    Write_Command(0x75);    /*SET SECOND PRE-CHARGE PERIOD*/
    Write_Data(0x00);
    Write_Data(0x7f);
    Write_Command(0x5c);
    for(y=0;y<128;y++)
    {
        for(x=0;x<120;x++)
        {
            Write_Data(dat1);
            Write_Data(dat2);
        }
    }
    Delay1(1);
}

void showframe(void)
{
```

```
unsigned char x,y;
Write_Command(0x15);
Write_Data(0x1c);
Write_Data(0x5b);
Write_Command(0x75);
Write_Data(0x00);
Write_Data(0x3F);
Write_Command(0x5C);
for(x=0;x<64;x++)
    {
        Write_Data(0xFF);
        Write_Data(0xFF);
    }
for(y=0;y<62;y++)
    {
        Write_Data(0xf0);
        Write_Data(0x00);
        for(x=0;x<62;x++)
            {
                Write_Data(0x00);
                Write_Data(0x00);
            }
        Write_Data(0x00);
        Write_Data(0x0f);
    }
for(x=0;x<64;x++)
    {
        Write_Data(0xFF);
        Write_Data(0xFF);
    }
    Delay1(1);
}
```

```
void ver()
{
    unsigned char x,y;
    Write_Command(0x15);
    Write_Data(0x1c);
    Write_Data(0x5b);
    Write_Command(0x75);
    Write_Data(0x00);
    Write_Data(0x3F);
    Write_Command(0x5C);
    for(y=0;y<64;y++)
```

```
    {
        for(x=0;x<64;x++)
        {
            Write_Data(0xf0);
            Write_Data(0xf0);
        }
    }
    Delay1(1);
}
```

```
void hor()
{
    unsigned char x,y;
    Write_Command(0x15);
    Write_Data(0x1c);
    Write_Data(0x5b);
    Write_Command(0x75);
    Write_Data(0x00);
    Write_Data(0x3F);
    Write_Command(0x5C);
    for(y=0;y<32;y++)
    {
        for(x=0;x<64;x++)
        {
            Write_Data(0xff);
            Write_Data(0xff);
        }
        for(x=0;x<64;x++)
        {
            Write_Data(0x00);
            Write_Data(0x00);
        }
    }
    Delay1(1);
}
```

```
void snow()
{
    unsigned char x,y;
    Write_Command(0x15);
    Write_Data(0x1c);
    Write_Data(0x5b);
    Write_Command(0x75);
    Write_Data(0x00);
}
```

```
Write_Data(0x3F);
Write_Command(0x5C);
for(y=0;y<32;y++)
{
    for(x=0;x<64;x++)
    {
        Write_Data(0xf0);
        Write_Data(0xf0);
    }
    for(x=0;x<64;x++)
    {
        Write_Data(0x0f);
        Write_Data(0x0f);
    }
}
Delay1(1);
}

void clear()
{
    unsigned char x,y;
    Write_Command(0x15);
    Write_Data(0x00);
    Write_Data(0x77);
    Write_Command(0x75);
    Write_Data(0x00);
    Write_Data(0x7f);
    Write_Command(0x5C);
    for(y=0;y<128;y++)
    {
        for(x=0;x<120;x++)
        {
            Write_Data(0x00);
            Write_Data(0x00);
        }
    }
}

void Set_Column_Address(unsigned char a, unsigned char b)
{
    Write_Command(0x15);
    Write_Data(a);          /* Default => 0x00*/
    Write_Data(b);          /* Default => 0x77*/
}
```



```
void Set_Row_Address(unsigned char a, unsigned char b)
{
    Write_Command(0x75);
    Write_Data(a);          /* Default => 0x00 */
    Write_Data(b);          /* Default => 0x7F */
}

void Fill_Block(unsigned char Data, unsigned char a, unsigned char b, unsigned char c,
unsigned char d)
{
    unsigned char i,j;
    Set_Column_Address(0x1C+a,0x1C+b);
    Set_Row_Address(c,d);
    Write_Command(0x5C);

    for(i=0;i<(d-c+1);i++)
    {
        for(j=0;j<(b-a+1);j++)
        {
            Write_Data(Data);
            Write_Data(Data);
        }
    }
}

void Grayscale()
{
    /* Level 16 => Column 1~16 */
    Fill_Block(0xFF,0x00,0x03,0x00,0x3f);
    /* Level 15 => Column 17~32*/
    Fill_Block(0xEE,0x04,0x07,0x00,0x3f);
    /* Level 14 => Column 33~48*/
    Fill_Block(0xDD,0x08,0x0B,0x00,0x3f);
    /* Level 13 => Column 49~64*/
    Fill_Block(0xCC,0x0C,0x0F,0x00,0x3f)
    /* Level 12 => Column 65~80*/
    Fill_Block(0xBB,0x10,0x13,0x00,0x3f);
    /* Level 11 => Column 81~96*/
    Fill_Block(0xAA,0x14,0x17,0x00,0x3f);
    /* Level 10 => Column 97~112*/
    Fill_Block(0x99,0x18,0x1B,0x00,0x3f);
    /* Level 9 => Column 113~128*/
    Fill_Block(0x88,0x1C,0x1F,0x00,0x3f);
    /* Level 8 => Column 129~144*/
```

```
    Fill_Block(0x77,0x20,0x23,0x00,0x3f);
/* Level 7 => Column 145~160*/
    Fill_Block(0x66,0x24,0x27,0x00,0x3f);
/* Level 6 => Column 161~176*/
    Fill_Block(0x55,0x28,0x2B,0x00,0x3f);
/* Level 5 => Column 177~192*/
    Fill_Block(0x44,0x2C,0x2F,0x00,0x3f);
/* Level 4 => Column 193~208*/
    Fill_Block(0x33,0x30,0x33,0x00,0x3f);
/* Level 3 => Column 209~224*/
    Fill_Block(0x22,0x34,0x37,0x00,0x3f);
/* Level 2 => Column 225~240*/
    Fill_Block(0x11,0x38,0x3B,0x00,0x3f);
/* Level 1 => Column 241~256*/
    Fill_Block(0x00,0x3C,0x3f,0x00,0x3f);
    Delay1(1);
}
//*****
void main(void)
{
    TMOD=0x01;
    Delay(5);
    RES=0;
    Delay(10);
    RES=1;
    Delay(10);
    Initial();
    while(1)
    {
        fill(0xff,0xff);
        Delay(20);
        clear();
        Grayscale();
        Delay(20);
        clear();
        snow();
        Delay(20);
        clear();
        showframe();
        Delay(20);
        clear();
        hor();
        Delay(20);
        clear();
    }
}
```

```

ver();
Delay(20);
clear();
}
}

```

5. Reliability

5.1 Contents of Reliability Tests

Item	Conditions		Criteria
High Temperature Operation	85°C	TBD	The operational Functions work
Low Temperature Operation	-40°C	TBD	
High Temperature Storage	90°C	TBD	
Low Temperature Storage	-45°C	TBD	
High Temperature/Humidity Operation	60°C	TBD	
Thermal Shock	-40°C ⇔ 90°C	TBD	

- * The samples used for the above tests do not include polarizer.
- * No moisture condensation is observed during tests.

5.2 Lifetime

End of lifetime is specified as 50% of initial brightness.

Parameter	Min	Max	Unit	Condition	Notes
Operating Life Time	50,000	-	Hrs	80 cd/m ² ,50%checkerboard	6
Storage Life Time	100,000	-	Hrs	Ta=25 °C,50%RH	-

Note 6: The average operating lifetime at room temperature is estimated by the accelerated operation at high temperature conditions.

5.3 Failure Check Standard

After the completion of the described reliability test, the samples were left at room temperature for 2 hrs prior to conducting the failure test at 23+/-5°C; 55+/-15%RH.

6. Outgoing Quality Control Specifications

6.1 Environment Required

Customer's test & measurement are required to be conducted under the following conditions:

Temperature: 23+/-5°C

深圳市吉润实业有限公司

Humidity: 55+/-15%RH
 Fluorescent Lamp: 30W
 Distance between the Panel & Lamp: >=50 cm
 Distance between the Panel & Eyes of the Inspector >=30 cm
 Finger glove (or finger cover) must be worn by the inspector.
 Inspection table or jig must be anti-electrostatic.


6.2 Sampling Plan

Level II, Normal Inspection, Single Sampling, MIL-STD-105E

6.3 Criteria & Acceptable Quality Level


Partition	AQL	Definition
Major	0.61	Defects in Pattern Check (Display On)
Minor	1.0	Defects in Cosmetic Check (Display Off)

6.3.1 Cosmetic Check (Display Off) in Non-Active Area

Check Item	Classification	Criteria
Panel General Chipping	Minor	<p>X > 6 mm (Along with Edge) Y > 1 mm (Perpendicular to edge)</p> 



6.3.2 Cosmetic Check (Display Off) in Active Area

It is recommended to execute in clear room environment (class 10K) if actual in necessary.







Check Item	Classification	Criteria
Any Dirt & Scratch on Protective Film	Acceptable	Ignore for Any
Scratches, Fiber, Line-Shape Defect (On Polarizer)	Minor	$W \leq 0.1$ Ignore
		$W \leq 0.1$ Ignore
		$W > 0.1, L \leq 2$ $n \leq 1$ $L > 2$ $n = 0$
Dirt, Spot-Shape Defect (On Polarizer)	Minor	$\Phi \leq 0.1$ Ignore $0.1 < \Phi \leq 0.25$ $n \leq 1$ $0.25 < \Phi$ $n = 0$
Dent, Bubbles, White spot (Any Transparent Spot on Polarizer)	Minor	$\Phi \leq 0.5$ → Ignore if no Influence on Display $0.5 < \Phi$ $n = 0$ 
Fingerprint, Flow Mark (On Polarizer)	Minor	Not allowable

* Protective film should not be tear off when cosmetic check.

** Definition of W & L & ϕ (Unit: mm): $\phi = (a+b)/2$



6.3.3 Pattern Check (Display On) in Active Area

Check Item	Classification	Criteria
No Display	Major	
Missing Line	Major	
Pixel Short	Major	
Darker Pixel	Major	
Wrong Display	Major	
Un-uniform	Major	

7. Precautions When Using These OEL Display Modules

7.1 Handling Precautions

- 1) Since the display panel is being made of glass, do not apply mechanical impacts such as dropping from a high position.
- 2) If the display panel is broken by some accident and the internal organic substance leaks out, be careful not to inhale nor lick the organic substance.
- 3) If pressure is applied to the display surface or its neighborhood of the OLED display module, the cell structure may be damaged and be careful not to apply pressure to these sections.
- 4) The polarizer covering the surface of the OLED display module is soft and easily scratched. Please be careful when handling the OLED display module.
- 5) When the surface of the polarizer of the OLED display module has soil, clean the surface. It takes advantage of by using following adhesion tape.
 - * Scotch Mending Tape No. 810 or an equivalentNever try to breathe upon the soiled surface nor wipe the surface using cloth containing solvent such as ethyl alcohol, since the surface of the polarizer will become cloudy.

Also, pay attention that the following liquid and solvent may spoil the polarizer

 - * Water
 - * Ketone
 - * Aromatic Solvents
- 6) When installing the OLED display module, be careful not to apply twisting stress or deflection stress to the OLED display module. And, do not over bend the film with electrode pattern layouts. These stresses will influence the display performance. Also, secure sufficient rigidity for the outer cases.
- 7) Do not apply stress to the LSI chips and the surrounding molded sections.
- 8) Do not disassemble nor modify the OLED display module.
- 9) Do not apply input signals while the logic power is off.
- 10) Pay sufficient attention to the working environments when handling OLED display modules to prevent occurrence of element breakage accidents by static electricity.
 - * Be sure to make human body grounding when handling OLED display modules.
 - * Be sure to ground tools to use or assembly such as soldering irons.
 - * To suppress generation of static electricity, avoid carrying out assembly work under dry environments.
 - * Protective film is being applied to the surface of the display panel of the OLED display module. Be careful since static electricity may be generated when exfoliating the protective film.
- 11) Protection film is being applied to the surface of the display panel and removes the protection film before assembling it. At this time, if the OLED display module has been stored for a long period of time, residue adhesive material of the protection film may remain on the surface of the display

panel after removed of the film. In such case, remove the residue material by the method introduced in the above Section 5).

- 12) If electric current is applied when the OLED display module is being dewed or when it is placed under high humidity environments, the electrodes may be corroded and be careful to avoid the above.

7.2 Storage Precautions

- 1) When storing OLED display modules, put them in static electricity preventive bags avoiding exposure to direct sun light nor to lights of fluorescent lamps.and, also, avoiding high temperature and high humidity environment or low temperature (less than 0° C) environments. (We recommend you to store these modules in the packaged state when they were shipped from Topwin International CO., LTD)
At that time, be careful not to let water drops adhere to the packages or bags nor let dewing occur with them.
- 2) If electric current is applied when water drops are adhering to the surface of the OLED display module, when the OLED display module is being dewed or when it is placed under high humidity environments, the electrodes may be corroded and be careful about the above.

7.3 Designing Precautions

- 1) The absolute maximum ratings are the ratings which cannot be exceeded for OLED display module, and if these values are exceeded, panel damage may be happen.
- 2) To prevent occurrence of malfunctioning by noise, pay attention to satisfy the VIL and VIH specifications and, at the same time, to make the signal line cable as short as possible.
- 3) We recommend you to install excess current preventive unit (fuses, etc.) to the power circuit (VDD). (Recommend value: 0.5A)
- 4) Pay sufficient attention to avoid occurrence of mutual noise interference with the neighboring devices.
- 5) As for EMI, take necessary measures on the equipment side basically.
- 6) When fastening the OLED display module, fasten the external plastic housing section.
- 7) If power supply to the OLED display module is forcibly shut down by such errors as taking out the main battery while the OLED display panel is in operation, we cannot guarantee the quality of this OLED display module.
- 8) The electric potential to be connected to the rear face of the IC chip should be as follows: SSD1331
* Connection (contact) to any other potential than the above may lead to rupture of the IC.

7.4 Precautions when disposing of the OLED display modules

- 1) Request the qualified companies to handle industrial wastes when disposing of the OLED display modules. Or, when burning them, be sure to observe the environmental and hygienic laws and regulations.

7.5 Other Precautions

- 1) When an OLED display module is operated for a long of time with fixed pattern may remain as an after image or slight contrast deviation may occur. Nonetheless, if the operation is interrupted and left unused for a while, normal state can be restored. Also, there will be no problem in the reliability of the module.
- 2) To protect OLED display modules from performance drops by static electricity rapture, etc., do not touch the following sections whenever possible while handling the OLED display modules.
 - * Pins and electrodes
 - * Pattern layouts such as the COF
- 3) With this OLED display module, the OLED driver is being exposed. Generally speaking, semiconductor elements change their characteristics when light is radiated according to the principle of the solar battery. Consequently, if this OLED driver is exposed to light, malfunctioning may occur.
 - * Design the product and installation method so that the OLED driver may be shielded from light in actual usage.
 - * Design the product and installation method so that the OLED driver may be shielded from light during the inspection processes.
- 4) Although this OLED display module stores the operation state data by the commands and the indication data, when excessive external noise, etc. enters into the module, the internal status may be changed. It therefore is necessary to take appropriate measures to suppress noise generation or to protect from influences of noise on the system design.
- 5) We recommend you to construct its software to make periodical refreshment of the operation statuses (re-setting of the commands and re-transference of the display data) to cope with catastrophic noise.

8. Appendixes

8.1 Display-module Software Initial Setting

```
Write_Command(0xFD);    /*SET COMMAND LOCK*/
Write_Data(0x12);       /* UNLOCK */
Write_Command(0xAE);    /*DISPLAY OFF*/
Write_Command(0xB3);    /*DIVIDE CLOCKRADIO/OSCILLATAR FREQUANCY*/
Write_Data(0x91);
Write_Command(0xCA);    /*multiplex ratio*/
Write_Data(0x3F);       /*duty = 1/64*/
Write_Command(0xA2);    /*set offset*/
Write_Data(0x00);
Write_Command(0xA1);    /*start line*/
```

```
Write_Data(0x00);
Write_Command(0xA0);    /*set remap*/
Write_Data(0x14);
Write_Data(0x11);
/*Write_Command(0xB5);    //GPIO
Write_Command(0x00);    */
Write_Command(0xAB);    /*funtion selection*/
Write_Data(0x01);    /* selection external vdd */
Write_Command(0xB4);    /* */
Write_Data(0xA0);
Write_Data(0xfd);
Write_Command(0xC1);    /*set contrast current */
Write_Data(0x9f);
Write_Command(0xC7);    /*master contrast current control*/
Write_Data(0x0f);
/* Write_Command(0xB9);    GRAY TABLE*/
Write_Command(0xB1);    /*SET PHASE LENGTH*/
Write_Data(0xE2);
Write_Command(0xD1);    /**/
Write_Data(0x82);
Write_Data(0x20);
Write_Command(0xBB);    /*SET PRE-CHANGE VOLTAGE*/
Write_Data(0x1F);
Write_Command(0xB6);    /*SET SECOND PRE-CHARGE PERIOD*/
Write_Data(0x08);
Write_Command(0xBE);    /* SET VCOMH */
Write_Data(0x07);
Write_Command(0xA6);    /*normal display*/
// clear();
Write_Command(0xAF);    /*display ON*/
```