July 2003

FDS6912A

Dual N-Channel Logic Level PowerTrench^o MOSFET

General Description

FAIRCHILD SEMICONDUCTOR


These N-Channel Logic Level MOSFETs are produced using Fairchild Semiconductor's advanced PowerTrench process that has been especially tailored to minimize the on-state resistance and yet maintain superior switching performance.


These devices are well suited for low voltage and battery powered applications where low in-line power loss and fast switching are required.

Features

• 6 A, 30 V. $\begin{array}{l} R_{\text{DS}(\text{ON})} = 28 \ \text{m}\Omega \ @ \ \text{V}_{\text{GS}} = 10 \ \text{V} \\ R_{\text{DS}(\text{ON})} = 35 \ \text{m}\Omega \ @ \ \text{V}_{\text{GS}} = 4.5 \ \text{V} \end{array}$

- Fast switching speed
- Low gate charge
- High performance trench technology for extremely low $R_{\text{DS}(\text{ON})}$
- High power and current handling capability





Absolute Maximum Ratings T_A=25°C unless otherwise noted

Symbol	Parameter			Ratings	Units	
V _{DSS}	Drain-Sour	Drain-Source Voltage		30	V	
V _{GSS}	Gate-Sourc	e Voltage		± 20	V	
I _D	Drain Current – Continuous (Note 1a)		6	А		
		– Pulsed		20		
PD	Power Dissipation for Single Operation		tion (Note 1a)	1.6	W	
			(Note 1b)	1.0		
			(Note 1c)	0.9		
T _J , T _{STG}	Operating and Storage Junction Temperature Range			-55 to +150	°C	
Therma	l Charac	teristics				
R _{eJA}	Thermal Resistance, Junction-to-Ambient (Note 1a)			78		
R _{θJC}	Thermal Resistance, Junction-to-Case (Note 1)			40	°C/W	
Packag	e Markin	g and Ordering	Information			
Device Marking		Device	Reel Size	Tape width	Quantity	
FDS6912A		FDS6912A	13"	12mm	2500 units	


©2003 Fairchild Semiconductor Corporation

Symbol	Parameter	Test Conditions	Min	Тур	Max	Units
Off Cha	racteristics					
BV _{DSS}	Drain-Source Breakdown Voltage	$V_{GS} = 0 V$, $I_D = 250 \mu A$	30			V
<u>ΔBV_{DSS}</u> ΔT _J	Breakdown Voltage Temperature Coefficient	$I_D = 250 \ \mu\text{A}$, Referenced to 25°C		25		mV/°C
I _{DSS}	Zero Gate Voltage Drain Current	$V_{DS} = 24 V$, $V_{GS} = 0 V$ $V_{DS} = 24 V$, $V_{GS} = 0 V$, $T_J = 55^{\circ}C$			1 10	μA
I _{GSS}	Gate-Source Leakage	$V_{GS}=\pm 20~V,~V_{DS}=0~V$			±100	nA
On Cha	acteristics (Note 2)					
V _{GS(th)}	Gate Threshold Voltage	$V_{DS} = V_{GS}$, $I_D = 250 \ \mu A$	1	1.9	3	V
$\frac{\Delta V_{GS(th)}}{\Delta T_J}$	Gate Threshold Voltage Temperature Coefficient	$I_D = 250 \ \mu\text{A}$, Referenced to 25°C		-4.5		mV/°C
R _{DS(on)}	Static Drain–Source On–Resistance	$ \begin{array}{l} V_{GS} = 10 \ V, I_D = 6 \ A \\ V_{GS} = 4.5 \ V, I_D = 5 \ A \\ V_{GS} = 10 \ V, \ I_D = 6 \ A, T_J = 125^\circ C \end{array} $		19 24 27	28 35 44	mΩ
I _{D(on)}	On–State Drain Current	V _{GS} = 10 V, V _{DS} = 5 V	20			А
g fs	Forward Transconductance	$V_{\text{DS}} = 10 \text{ V}, I_{\text{D}} = 6 \text{ A}$		25		S
Dynami	c Characteristics					
Ciss	Input Capacitance	$V_{DS} = 15 V$, $V_{GS} = 0 V$,		575		pF
Coss	Output Capacitance	f = 1.0 MHz		145		pF
C _{rss}	Reverse Transfer Capacitance	7		65		pF
R _G	Gate Resistance	$V_{GS} = 15 \text{ mV}, \text{ f} = 1.0 \text{ MHz}$		2.1		Ω
Switchi	ng Characteristics (Note 2)					
t _{d(on)}	Turn–On Delay Time	$V_{DD} = 15 V$, $I_D = 1 A$,		8	16	ns
t _r	Turn–On Rise Time	$V_{GS} = 10 \text{ V}, R_{GEN} = 6 \Omega$		5	10	ns
t _{d(off)}	Turn-Off Delay Time			23	37	ns
t _f	Turn–Off Fall Time			3	6	ns
Qg	Total Gate Charge	$V_{DS} = 15 V$, $I_{D} = 6 A$,		5.8	8.1	nC
Q _{gs}	Gate–Source Charge	$V_{GS} = 5 V$		1.7		nC
Q _{gd}	Gate-Drain Charge			2.1		nC
Drain–S	ource Diode Characteristics	and Maximum Ratings				
ls	Maximum Continuous Drain-Source				1.3	А
V _{SD}	Drain–Source Diode Forward Voltage	$V_{GS} = 0 V$, $I_S = 1.3 A$ (Note 2)		0.75	1.2	V
t _{rr}	Diode Reverse Recovery Time	$I_F = 6 A$, $d_{iF}/d_t = 100 A/\mu s$		20		nS

Notes:

Qrr

1. R_{0,JA} is the sum of the junction-to-case and case-to-ambient thermal resistance where the case thermal reference is defined as the solder mounting surface of the drain pins. $\rm R_{\theta JC}$ is guaranteed by design while $\rm R_{\theta CA}$ is determined by the user's board design.



a) 78°C/W when mounted on a 0.5in² pad of 2 oz copper

Diode Reverse Recovery Charge



b) 125°C/W when mounted on a 0.02 in² pad of 2 oz copper ~~~~

c) 135°C/W when mounted on a minimum mounting pad.


10

Scale 1:1 on letter size paper


Pulse Test: Pulse Width < 300µs, Duty Cycle < 2.0%

FDS6912A

nC



FDS6912A Rev D(W)



FDS6912A

FDS6912A Rev D(W)

TRADEMARKS

The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks.

ACEx™	FACT Quiet Series™	LittleFET™	Power247™	SuperSOT™-6
ActiveArray™	FAST®	MICROCOUPLER™	PowerTrench [®]	SuperSOT™-8
Bottomless™	FASTr™	MicroFET™	QFET [®]	SyncFET™
CoolFET™	FRFET™	MicroPak™	QS™	TinyLogic [®]
CROSSVOLT™	GlobalOptoisolator™	MICROWIRE™	QT Optoelectronics [™]	TINYOPTO™
DOME™	GTO™່	MSX™	Quiet Series [™]	TruTranslation™
EcoSPARK™	HiSeC™	MSXPro™	RapidConfigure™	UHC™
E ² CMOS [™]	I ² C [™]	OCX™	RapidConnect™	UltraFET [®]
EnSigna™	ImpliedDisconnect™	OCXPro™	SILENT SWITCHER®	VCX™
FACT™	ISOPLANAR™	OPTOLOGIC[®]	SMART START™	
Across the boar	d. Around the world.™	OPTOPLANAR™	SPM™	
The Power Fran		PACMAN™	Stealth™	
Programmable A		POP™	SuperSOT™-3	

DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, or (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the user.

2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

PRODUCT STATUS DEFINITIONS

Definition of Terms

Product Status	Definition
Formative or In Design	This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
First Production	This datasheet contains preliminary data, and supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
Full Production	This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
Not In Production	This datasheet contains specifications on a product that has been discontinued by Fairchild semiconductor. The datasheet is printed for reference information only.
	Formative or In Design First Production Full Production